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Abstract:In this paper, a new rst-order voltage-mode (VM) all-pass lter that consists of only three NMOS transistors
and a capacitor is proposed. The resonance frequency of the proposed circuit can be tuned electronically by a control
current. It has high input impedance; thus, it can be easily cascaded with other VM circuits. Furthermore, it does
not require any critical passive component matching conditions. Nevertheless, it does not have low output impedance.
Although a oating capacitor is used in the proposed circuit, it can be easily realized with today's technologies. Ideal
and nonideality analyses are performed for the proposed circuit. The behavior of the lter is veried by a number of
SPICE simulations and an experimental test. The total harmonic distortion variations of the proposed circuit are found
low enough.
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1. Introduction
All-pass lters (APFs) are widely used in a number of analog signal processing applications to provide phase
linearity, phase shifting, signal delay processes, etc. APFs can be classied according to their operating mode
such as voltage mode (VM) and current mode (CM). Some VM APFs are composed of MOS transistors [1{8]. A
CM APF employs a number of MOS transistors [9]. On the other hand, the VM APFs in [10{15] contain active
building blocks using tens of MOS transistors. The circuits implemented by a reduced number of transistors are
given in [5,6], but they include several passive elements. The main property of VM lters is their cascadability,
and thus they should have the property of high input impedance [3,7,10{14]. APFs can be tuned electronically
as given in [2{4,7,8]. However, some APFs require bias voltage(s) [1,2,5,9]. The APF in [7] has high input
impedance and it uses ve NMOS transistors. The APF circuits in [8,9] consist of only one passive element, but
they respectively contain six and seven MOS transistors. The circuit in [8] does not have high input impedance.
The gains of the APFs in [2,6] are less than unity.
In the present work, a novel VM rst-order APF employing only three NMOS transistors and a capacitor
is proposed. The pole frequency of the proposed APF can be adjusted by changing the value of the control
current. One of the main properties of the proposed APF is its high input impedances; thus, it can be easily
cascaded with other VM circuits. Moreover, it does not need any critical passive element matching constraints.
However, it does not have low output impedance. It consists of a oating capacitor, which can be easily realized
Correspondence: fyucel@akdeniz.edu.tr
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with today's IC technologies [16]. A number of time domain and frequency domain simulations and experimental
test results are included to verify the claimed theory.
The paper is organized as follows: after the introduction in Section 1, the proposed APF structure
is treated in Section 2; simulation results for the proposed APF circuit are given in Section 3; in Section 4
experimental test results are provided; and some conclusive remarks are drawn in Section 5.
2. The proposed NMOS-based APF
The proposed rst-order VM APF circuit is shown in Figure 1. It consists of only three NMOS transistors,
M1   M3 , one capacitor, and a control current, Io . the M1 and M3 transistors behave like a unity gain
inverting amplier [7]. Thus, the drain voltage of M3 transistor VD3 =  Vin . For the circuit in Figure 1, the
equation can be ideally written as:
M3
VSS
M1
VDD
M2
VDD
IoVin
Vap
Zx = R x // (1 / sC x)
1/g m2
C
Figure 1. Proposed APF circuit.
(Vin   Vap) gM2 = (Vap   ( Vin)) sC (1)
where gM2 is the conductance of M2 and is dened as:
gM2 =
p
2kn2Io (2)
Here, kn = nCox(W=L)2 is the transconductance parameter of the NMOS transistor, n is the mobility of
the NMOS transistor, Cox is the gate oxide capacitance per unit area, W is the channel width, and L is the
channel length.
From Eq. (1), the transfer function (TF) of the proposed APF is found as:
Vap
Vin
=
1  sCgM2
1 + sCgM2
(3)
which provides noninverting rst-order all-pass responses with !o = gM2 / C . The phase response is evaluated
as follows:
 (!) =  2 tan 1

!C
gM2

(4)
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where the phase changes from 0circ to {180circ as the frequency varies from zero to innity. Parasitic impedance
Zx can be dened as:
Zx = Rx
 1sCx (5)
Here, Rx and Cx are respectively parasitic resistor and capacitor, which are computed as follows:
Rx =
1
gM1
kro1 kro3 (6)
Cx = Cgs1 + Cds1 + Cgd3 + Cds3 (7)
TF of the proposed APF with parasitic impedances is obtained as:
Vap
Vin
=
gM2   sC(1+sCxRx)1+s(C+Cx)Rx
gM2 +
sC(1+sCxRx)
1+s(C+Cx)Rx
(8)
From Eq. (8), for proper operation of the rst proposed APF, the following constrains should be satised:
!CxRx << 1 (9)
!(C + Cx)Rx << 1 (10)
From Eq. (8), the following useful operating frequency range is obtained:
f  0:1
2
1
(C + Cx)Rx
(11)
It is important to note that 1 / gM2 <<ro2 should be chosen for proper operation of the proposed APF, which
can be achieved by choosing a larger length of the M2 transistor [17].
3. Simulation results
The proposed APF is simulated by using 0.13 mu m IBM CMOS technology parameters in SPICE program.
DC symmetrical power supply voltages are chosen as VDD =  VSS = 0.75 V. All the bulks of the NMOS
transistors are connected to relevant sources. Dimensions of the NMOS transistors are given in Table 1. We
prefer 0.13 mu m deep submicron technology because of its low power dissipation and DC symmetrical power
supply voltages.
Table 1. Dimensions of the NMOS transistors.
Transistor name Aspect ratio (W/L)
M1 and M3 130/0.52 mu m
M2 1.3/0.52 mu m
In simulations, Rx in Figure 1 is calculated as 25.54 
 and Cx is found as 416 fF. The gain and phase
responses of the proposed APF with Io variations are depicted in Figure 2, where C = 10 pF is selected. The
gain response of the proposed APF is approximately equal to {1 dB, which is acceptable.
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Figure 2. The gain and phase response of the proposed APF circuit.
The control current Io is selected as 100 mu A for all simulations below and C = 10 pF is selected, which
yields a pole frequency of 5.52 MHz. A sinusoidal input signal with a peak value of 10 mV at a frequency of
5.52 MHz is applied to show the time domain performance of the proposed APF. The input and corresponding
output are given in Figure 3, where a phase dierence of about 90circ between the input and output signals at
pole frequency is seen.
The gain and phase responses of the proposed APF circuit are given in Figure 4, where only the width
of the M2 transistor in Figure 1 is varied between 1.04 mu m and 1.56 mu m by a step size of 0.13 mu m.
Additionally, a sinusoidal input signal with a peak value of 10 mV at 5.52 MHz is applied. The input and
corresponding output voltages of the proposed APF circuit are drawn in Figure 5, in which only the width of
the M2 transistor in Figure 1 is varied between 1.04 mu m and 1.56 mu m by a step size of 0.13 mu m. By
varying the M2 transistor width, the change in gain is slight and oset voltages occur.
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Figure 3. Input and corresponding output of the pro-
posed APF at a frequency of 5.52 MHz.
Figure 4. The gain and phase response of the proposed
APF by changing W of transistor M2 .
A Monte Carlo analysis with twenty runs with 5% variations of the VTH0 is performed by applying a
sinusoidal input signal with a peak value of 10 mV at 5.52 MHz. The result is shown in Figure 6. In this
analysis, it is seen that oset voltages occur when the VTH0 value is changed.
To show the frequency domain and time domain responses of the proposed APF, Monte Carlo analyses
with twenty runs for 20% variations of the capacitor C are given in Figures 7 and 8, respectively. The input
and output noises of the proposed APF circuit are shown in Figure 9, which are adequately low values. The
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total harmonic distortion (THD) variations with respect to the peak value of the applied sinusoidal signal at a
frequency of 5.52 MHz are depicted in Figure 10, where it can be seen that THD variations are smaller than
1%.
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Figure 5. Input and corresponding output of the pro-
posed APF by changing W of transistor M2 .
Figure 6. Monte Carlo analysis of the proposed APF
circuit by changing the VTH0 value.
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Figure 7. Monte Carlo analysis of the proposed APF
circuit in the frequency domain by changing the C value.
Figure 8. Monte Carlo analysis of the proposed APF
circuit in the time domain by changing the C value.
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Figure 9. The input and output noises of the proposed
APF.
Figure 10. THD against the peak value of the applied
sinusoidal signal for the proposed APF.
The total power dissipation of the proposed circuit is approximately 20.6 mW in SPICE simulations.
Moreover, the CMOS-based rst-order APF circuits in the literature and the proposed one are compared in
Table 2: the proposed APF has high input impedance and tunability, and a low number of active and passive
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elements. As an example, when compared with the lter conguration in [7] employing ve NMOS transistors,
the circuit of the present work consists of only three NMOS transistors. Nonetheless, the circuit of the present
work has a oating capacitor and does not have low output impedance.
Table 2. A comparison table of MOS transistor-based APF circuits.
References # of # of passive High Input Tunability Bias Technology Power
transistors passive elements Impedance requirement(s) supplies
[1] 6 2 No No Yes 0.35 m 3.3 V
[2] 9 3 No Yes Yes 0.35 m  1.5 V
[3] tens 1 Yes Yes No 0.25 m 2.5 V
[4] 5 1 No Yes No 0.35 m  1.5 V
[5] 3 3 No No Yes 0.35 m  1.5 V
[6] 2 4 No No No 0.18 m  0.9 V
[7] 5 1 Yes Yes No 0.18 m  0.9 V
[8] 6 1 No Yes No 0.18 m  0.9 V
This work 3 1 Yes Yes No 0.13 mu m  0.75 V
4. Experimental results
The proposed APF in Figure 1 can be realized by three commercially available discreet NMOS transistors such
as 2N7000 for an experimental test. Additionally, to generate control current Io , a voltage to current converter
circuit in Figure 11 employing only one AD844 device, and a resistor, R = 10 k
, is used. The input voltage of
the circuit in Figure 11 is chosen as {1 V. Thus, Io is obtained as 100 mu A. The passive component C of the
experiment test circuit is selected as 1 nF. Furthermore, the DC symmetrical power supply voltages are chosen
as  2.5 V. An experimental test is achieved applying a sinusoidal input voltage with a peak to peak amplitude
of 200 mV at dierent frequency values. The gain and phase responses of the experimental test circuit are given
in Figure 12. The pole frequency fo is approximately 86 kHz.
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Figure 11. Control current generating circuit. Figure 12. Frequency response of the experimental test
circuit.
The simulation and experimental test results conrm the claimed theory well. The dierence among ideal,
simulation, and experimental results can be attributed to the nonidealities of the NMOS transistors. Moreover,
the parasitics of the board aect the performance of the circuit in experimental testing.
5. Conclusion
This paper presents a novel rst-order APF employing only three NMOS transistors and a capacitor. The
main advantage of the proposed APF is its high input impedance, and thus it can be cascaded with other VM
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circuits easily. Its pole frequency can be tuned electronically by a control current. Moreover, it does not require
any critical passive component matching conditions and cancellation constraints. It does not have low output
impedance and has a oating capacitor. Simulation and experimental test results conrm the theory well, as
expected.
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